
PIC18F87K22 FAMILY
DS39960D-page 28
2009-2011 Microchip Technology Inc.
PORTD is a bidirectional I/O port.
RD0/PSP0/CTPLS/AD0
RD0
PSP0(4)
CTPLS
AD0
72
I/O
O
I/O
ST
TTL
ST
TTL
Digital I/O
Parallel Slave Port data
CTMU pulse generator output
External Memory Address/Data 0
RD1/T5CKI/T7G/PSP1/AD1
RD1
T5CKI
T7G
PSP1(4)
AD1
69
I/O
I
I/O
ST
TTL
Digital I/O
Timer5 clock input
Timer7 external clock gate input
Parallel Slave Port data
External Memory Address/Data 1
RD2/PSP2/AD2
RD2
AD2
68
I/O
ST
TTL
Digital I/O.
Parallel Slave Port data.
External Memory Address/Data 2.
RD3/PSP3/AD3
RD3
AD3
67
I/O
ST
TTL
Digital I/O.
Parallel Slave Port data.
External Memory Address/Data 3.
RD4/SDO2/PSP4/AD4
RD4
SDO2
AD4
66
I/O
O
I/O
ST
—
TTL
Digital I/O.
SPI data out.
Parallel Slave Port data.
External Memory Address/Data 4.
RD5/SDI2/SDA2/PSP5/
AD5
RD5
SDI2
SDA2
AD5
65
I/O
I
I/O
ST
I2C
TTL
Digital I/O.
SPI data in.
I2C data I/O.
Parallel Slave Port data.
External Memory Address/Data 5.
TABLE 1-4:
PIC18F8XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)
Pin Name
Pin Number
Pin
Type
Buffer
Type
Description
TQFP
Legend:
TTL = TTL compatible input
CMOS = CMOS compatible input or output
ST = Schmitt Trigger input with CMOS levels
Analog = Analog input
I
= Input
O
= Output
P
= Power
OD
= Open-Drain (no P diode to VDD)
I2C= I2C/SMBus
Note 1:
Default assignment for ECCP2 when the CCP2MX Configuration bit is set.
2:
Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.
3:
Not available on PIC18F65K22 and PIC18F85K22 devices.
4:
PSP is available only in Microcontroller mode.
5:
The CC6, CCP7, CCP8 and CCP9 pin placement depends on the setting of the ECCPMX Configuration bit
(CONFIG3H<1>).